Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

regarding decap cell placement

Status
Not open for further replies.

sathyanarayana raoh

Junior Member level 3
Joined
Aug 26, 2011
Messages
27
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,451
hello,

1.consider both congestion & large irdrop has occured...for reducing that i have to place decap cells...here already i have congestion...

so what may be the solution for this



ps: AMD interview question.... plz give right answers
 

Decap cells have only power and ground rails. It doesn't require routing. Even if design is congested, you will find a lot of empty space in design. You can put decap cells where you find empty space in design.
 
Decap cells have only power and ground rails. It doesn't require routing. Even if design is congested, you will find a lot of empty space in design. You can put decap cells where you find empty space in design.

Did you mention normal fillers ? dcap cells have devices and sometimes metal pins are elongated inside, this require re-route and worse congested area what say?
 

Take care, if you have a lot power design, some dap cell could have huge leakage consumption.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top