Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Regardiing 8051 reset circuit

Status
Not open for further replies.

tarun embedded lover

Newbie level 3
Newbie level 3
Joined
Oct 16, 2011
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,303
If I connect 22uf capacitor and 10k resistance in place of 10uf and 8.2k resistance it works fine can any body explain.
 

Reset
A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles.

Both R-C options yield very close result at the same magnitude order, and complies to timing requirement stated for RST pin at most 51 cores ( e.g. ) .


+++
 
AT89C51 or AT89S52
You'll find in the datasheet that CMOS 8051 (all recent types) can work without a pulldown resistor and only 1 µF capacitor. In other words, any RC combination that achieves a reasonable delay will be fine.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top