engr
Member level 3
dc set max_area 0
Hi All,
Among the optimization constraints, i seen the are "max_area" constraint always setting to 0, what it really mean, i could not able to visualize whats difference between
set max_are 0 and set max_are "other than zero".
These constraints we are setting while we synthesize the RTL, max_area constraint is applicable to each and every gate inferred by tool or to the whole RTL module we synthesizing.
If some docs gives good picture on this ,pls provide that.
Thanks in advacne
Added after 1 minutes:
How should i exactly find(estimate) max_area constraint in DC(desing compiler)
Hi All,
Among the optimization constraints, i seen the are "max_area" constraint always setting to 0, what it really mean, i could not able to visualize whats difference between
set max_are 0 and set max_are "other than zero".
These constraints we are setting while we synthesize the RTL, max_area constraint is applicable to each and every gate inferred by tool or to the whole RTL module we synthesizing.
If some docs gives good picture on this ,pls provide that.
Thanks in advacne
Added after 1 minutes:
How should i exactly find(estimate) max_area constraint in DC(desing compiler)