Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Reg: Negative setup and holdtime

Status
Not open for further replies.

energeticdin

Full Member level 2
Joined
Jul 31, 2006
Messages
125
Helped
6
Reputation
12
Reaction score
1
Trophy points
1,298
Activity points
2,156
Hi,

I read that negative setup time requirement, the data may arrive at the pins of the device after the relevant clock edge arrives at the pins and the data will still be sampled correctly. This means that internal to the device, the clock experiences a larger delay relative to the data, so that when they both arrive at the internal circuitry that samples the data, the data arrives before the clock signal does.

So for setup, in D pin
if delay of 1ns is added in clock
path then resulting circuit will have setup time of (–0.5 ns).

SO setup violation is reduced much.
Am i ritte?
Then why cant all flops made in ff with negative setup ?

Please give me some more info about Zero setup time?

Thanks
DIN
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top