Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

References about timing closure

Status
Not open for further replies.

research235

Full Member level 6
Joined
Mar 15, 2006
Messages
331
Helped
24
Reputation
48
Reaction score
6
Trophy points
1,298
Activity points
3,100
hello every one,

my present work needs some knowledge abt timing wave forms and timing closure concepts . I dont have much knowledge abt timing closure . can some one please give soem material r links abt these concepts ..


suresh
 

sree205

Advanced Member level 1
Joined
Mar 13, 2006
Messages
453
Helped
58
Reputation
116
Reaction score
24
Trophy points
1,298
Activity points
4,418
what does timing closure mean

if you have access to either sourcelink or solvnet, u ll find tons of material on timing closure. i'd suggest that u look for timing closure related material in the application(e.g., ddr) where u r working.
 

snake_eyes

Member level 3
Joined
May 16, 2002
Messages
56
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
307
Re: timing closure

Refer to your synthesis tool documentation. I will try to get Synopsys DC tutorial for you.
 

laglead

Full Member level 5
Joined
Feb 21, 2006
Messages
262
Helped
22
Reputation
44
Reaction score
8
Trophy points
1,298
Activity points
2,693
Re: timing closure

hi,
What does timing closure mean? Is it a procedure of meeting timing requeirement?
Is there any difference between timing closure in DDR or other logic design?
 

richiedeng

Newbie level 4
Joined
Sep 2, 2006
Messages
6
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,312
Re: timing closure

Yes, you are right. Timing Closure is to meet the timing requirements by optimizing the circuit.
I dont' know much about DDR circuit, but I think the basic knowledge is the same, if there were any difference, it should be the different definition of setup time, hold time ...
 

energeticdin

Full Member level 2
Joined
Jul 31, 2006
Messages
125
Helped
6
Reputation
12
Reaction score
1
Trophy points
1,298
Activity points
2,156
Re: timing closure

I need still more information regarding Timing closure. Plz explain me bit detail
 

xinsu

Member level 3
Joined
May 8, 2004
Messages
65
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
379
timing closure

I think you should see STA tool document based on your design spec
 

satyakumar

Full Member level 3
Joined
May 18, 2006
Messages
186
Helped
20
Reputation
40
Reaction score
11
Trophy points
1,298
Location
Bangalore
Activity points
2,411
Re: timing closure

Hi,
The timing clouser is achieved by following methods
1) Modifying constraints suplied to DC
2) RTL partitioning
3) Pipelining the largest delay block
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top