Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

reduce noise in Amplifier Stage

Status
Not open for further replies.

OvErFlO

Full Member level 3
Joined
Dec 7, 2001
Messages
178
Helped
7
Reputation
14
Reaction score
3
Trophy points
1,298
Activity points
1,342
I have this configuration, I have see a little output noise (Vpp_noise = 100mV) on the first AOP.
(see image below)

**broken link removed**

The second amplify is a AOP inverted mode with an Vo = -10* Vi, my second amplify bounce also noise, there's a metod to reduce noise ?

thanks
 

What if you try using an ideal Op-Amp?
 

100 mV is pretty large. Maybe using ideal op-amps could isolate where the noise is coming from?

Try adding some capacitance at that node to see that helps.
 

Dear OvErFlO:

Please tell the start and stop frequency.
But 100mV is really large.

You might want to check correctness of the noise model
by simulating stand alone transistor.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top