Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Read operation of a memory and clock cycles

Status
Not open for further replies.

sky_above

Member level 2
Joined
May 14, 2018
Messages
43
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
375
Is the for RAM and other memories the clock edge at which the memory captures the address in the same clock cycle it will provide the read data for a read operation? Is there any memory where the read data will be given in the next clock cycle just after the clock cycle at which the memory captures the address? What type are memory are those where it happens?
 

A synchronous RAM without output registers provides the read data shortly after latching the read address.
 

Hi,

For sure you are free to add extra logic to generate the desired delay by one clock cycle. But what's the benefit?

Klaus
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top