Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

RC-extractions/coners -> how many should be done for SignOff

Status
Not open for further replies.

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
887
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,861
Hi All,

How many RC-extraction checks should be done for STA SignOff? Let's consider 40nm and 28nm processes.

Thank you!
 

oratie

Full Member level 6
Joined
Jan 10, 2007
Messages
338
Helped
175
Reputation
348
Reaction score
162
Trophy points
1,323
Activity points
3,514
The foundry recommends Cworst/RCworst/Cbest/RCbest with three different temps (-40, 25, 125).
 
  • Like
Reactions: biju4u90

    V

    Points: 2
    Helpful Answer Positive Rating

    biju4u90

    Points: 2
    Helpful Answer Positive Rating

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
887
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,861
Re: RC-extractions/coners -> how many should be done for SignOff

The foundry recommends Cworst/RCworst/Cbest/RCbest with three different temps (-40, 25, 125).

So, will 4*3=12 corners?

While extracting C-worst corner, what 'R' should be considered?

Is RC extraction done for each net? Why R and C vary? Each net has a final R and C, why a variation of them should be considered?

- - - Updated - - -

Why there is no R-best/worst corner?
 
Last edited:

oratie

Full Member level 6
Joined
Jan 10, 2007
Messages
338
Helped
175
Reputation
348
Reaction score
162
Trophy points
1,323
Activity points
3,514
During chip manufacturing, the following parameters affect nets RC. Metal width = W, Metal thickness = T, IMD (dielectric) thickness. From wafer to wafer, from chip to chip, even from net to net (on the same chip) all of these parameters can be vary.

The different ratio of these parameters variations will lead to different RC corners:

Cworst = W(max) + T(max) + D(min)
Cbest = W(min) + T(min) + D(max)
RCworst = W(min) + T(min) + W(min)
RCbest = W(max) + T(max) + D(max)

So, answer yourself, which set of parameters will be in Rbest? ;)
 
  • Like
Reactions: biju4u90

    biju4u90

    Points: 2
    Helpful Answer Positive Rating
    V

    Points: 2
    Helpful Answer Positive Rating

biju4u90

Full Member level 3
Joined
Dec 10, 2014
Messages
172
Helped
3
Reputation
6
Reaction score
3
Trophy points
18
Activity points
1,437
Rbest = W(max) + T(max) + D(max), isn't it?
and Rworst = W(min) + T(min) + D(min)

If I am correct, RCbest and RCworst will become same as Rbest and Rworst!!
 

oratie

Full Member level 6
Joined
Jan 10, 2007
Messages
338
Helped
175
Reputation
348
Reaction score
162
Trophy points
1,323
Activity points
3,514
You are right. By the way, thickness of inter-layer dielectric will not affect R of the net.
 

biju4u90

Full Member level 3
Joined
Dec 10, 2014
Messages
172
Helped
3
Reputation
6
Reaction score
3
Trophy points
18
Activity points
1,437
Re: RC-extractions/coners -> how many should be done for SignOff

Oh...that's right. One more question. Is it compulsory that the RCworst corner should be for W(min) + T(min) + D(min) ?? Suppose, in my design, the capacitance effect is so high compared to resistance of the net. In such a situation, won't it be W(max)+T(max)+D(min)??
Still I won't be having a separate Rbest or Rworst corncer since RCworst will become Rbest now.

- - - Updated - - -

oh..sorry for that question. Then my Cworst, RCworst and Rbest corners corners will become same!!
 

artmalik

Full Member level 5
Joined
Mar 13, 2013
Messages
255
Helped
89
Reputation
178
Reaction score
87
Trophy points
1,308
Location
San Diego
Activity points
2,997
in 130nm probably less number of corners will do but these are too simplistic equations you are putting. In lower technologies things become too complicated. Cworst ,Rcworst and Rbest don't become the same ever as you will see violations in each of them. The number of IP corners become very high in mobile SOC because of multiple voltage designs. You should try a big design to run these test cases with various extraction to get the appropriate list. But there is always an increase in the number of corners rather than reduction as you go into lower technologies. It is very expensive to generate these libraries.... but that is the nature of problem ;-)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top