Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

randc implementation in specman

Status
Not open for further replies.

kumar33

Newbie level 5
Joined
Jan 20, 2010
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Bangalore
Activity points
1,337
How do you generate "randc" kind of implementation using gen in specman?
Example
list_l : list of uint(bits:3);
keep list_1.size () == 8;
I want to generated in such a way that all the elements of the list should have the random no between (0 -7).' i.e its kind of randc in system verilog

Thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top