Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Questions of the plot, SNR vs. input signal frequency.

Status
Not open for further replies.

barry0107

Newbie level 6
Joined
Oct 15, 2008
Messages
11
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,348
Hi,

There is a quick question about ADCs testing results. Usually a publish paper shows a plot, SNDR(dB) vs. input signal frequency. Sometimes input signal frequency will be larger than the Nyquist-Rate frequency, and the SNR just drops slightly.

For example, Devarajan, S., "A 16b 125MS/s 385mW 78.7dB SNR CMOS pipeline ADC", ISSCC, 2009. The Figure 4.7.6 shows sample rate is 125MS/s, the input signal frequency increases from 10MHz to 300MHz, and the SNDR drops slightly. Why doesn't the SNDR drop rapidly?


BR,
Barry
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top