Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

questions about mos ratio

Status
Not open for further replies.

smilelangjun

Member level 1
Joined
Sep 7, 2005
Messages
38
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
1,456
In theory, with a preconditon of big area, the op's input pair should have a big ratio,and the current mirror mos should have a small ratio, in order to minimize the offset voltage.
But i have seen the photoes of ADI'schip, the condition is just opposit, can anybody tell me why? Did they make a mistake?
thanks a lot.
 

hn1

Advanced Member level 4
Joined
Oct 28, 2006
Messages
105
Helped
5
Reputation
10
Reaction score
0
Trophy points
1,296
Activity points
1,872
the I/O devices can have low ratios but the gate oxide of I/O devices are bigger than the other transistors on the chip.
 

smilelangjun

Member level 1
Joined
Sep 7, 2005
Messages
38
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
1,456
thank you, but I was talking about the inner circuit in the chip, not IO devices.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top