Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Questions about logic mapping circuit graph

Status
Not open for further replies.

promach

Advanced Member level 4
Joined
Feb 22, 2016
Messages
1,199
Helped
2
Reputation
4
Reaction score
5
Trophy points
38
Activity points
10,356
For **broken link removed** , I have few questions on the following logic mapping circuit graph:

1. How are two gate circuits in Fig 1(a) being identical ?

2. For Fig 1(b), what does it exactly mean by The highlighted portion of the mapping graph can be explored during a depth-first traversal ?

3. For Fig 1(c), why there is an SR-latch ?

1627284484779.png
 

std_match

Advanced Member level 4
Joined
Jul 9, 2010
Messages
1,272
Helped
458
Reputation
916
Reaction score
434
Trophy points
1,363
Location
Sweden
Activity points
9,875
1. Every possible input combination will generate the same output for both circuits
2. I don't know
3. It isn't an SR-latch. The 'X'-marked symbols are "choice nodes", not logic gates.
(b) and (c) are "mapping graphs", not implementations.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top