Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

questions about Delay Chain

Status
Not open for further replies.

yibai

Junior Member level 1
Joined
Aug 9, 2005
Messages
15
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,363
as we know, Turnable Delay Chain has initial delay , and pricision of delay step.
i want to know, except inverter pair, buffer. there are other method to improve the delay chain's intial delay and step pricision?

3ks.
 

you can use "delay cell" whose W/H is less than one.
 

a simple RC circuit can be used to intriduce delay.
 

nine8 said:
you can use "delay cell" whose W/H is less than one.

what "W/H" mean? INVERTER, NAND, BUFFER are the fast cells. but Inverter pair has large initial delay, because of mux. NAND pair has large step delay...

i need a new structure...

Added after 34 seconds:

AdvaRes said:
a simple RC circuit can be used to intriduce delay.

oh, RC of coz can do that ,but i need digital method...
 

in major digital std cell libs, there is some delay cell like DLYxx. look into the std cell list.
 

yes, but it's cell delay larger than NAND and Inverter. it seems no way to satisify me. en.
what your std cell delay of smic or tsmc 110 ns process. or 90 ns...

mine:
for example NAND2X1 about 0.03ns cell rising and falling
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top