Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Questions about Comparator simulation

Status
Not open for further replies.
H

holddreams

Full Member level 6
Joined
Aug 2, 2005
Messages
351
Helped
15
Reputation
30
Reaction score
7
Trophy points
1,298
Location
Shanghai
Activity points
4,237
The following is a comparator datasheet:

http://www.stmicroelectronics.com/stonline/products/literature/ds/4065.pdf

How can simulate Ioh,Vol,Icc,tPLH,tPHL of this comparator?

Can anyone tell me how to add stimulus in the hspice netlist?

Response-time measurement at low input signal levels can be greatly affected by the input offset voltage.The offset voltage should be balanced by the adjustment at the inverting input so that the circuit is just at the transition point.

SOS!

THANKS !!!
 

ST has a good support program with good application engineers. I think if you ask it for ST they will give you the correct parameters in few days...


leomecma
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top