Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[question] tcl script in design compiler

Status
Not open for further replies.

iamczx

Member level 3
Joined
Oct 27, 2004
Messages
67
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
581
design compiler tcl

current_design top
set ALL_DESIGN [get_designs *]
foreach_in_collection a $ALL_DESIGN {
current_design $a
set_fix_multiple_port_nets -buffer_constants -all

echo "** set_fix_multiple_port_nets at design $a ***"

}

and the result is :Current design is 'mux21_15'.
** set_fix_multiple_port_nets at design _sel22 ***
Current design is 'mux21_16'.
** set_fix_multiple_port_nets at design _sel22 ***
Current design is 'mux21_17'.
** set_fix_multiple_port_nets at design _sel22 ***
Current design is 'mux21_18'.
** set_fix_multiple_port_nets at design _sel22 ***
Current design is 'mux21_19'.
** set_fix_multiple_port_nets at design _sel22 ***
Current design is 'mux21_20'.
** set_fix_multiple_port_nets at design _sel22 ***
Current design is 'mux21_21'.
** set_fix_multiple_port_nets at design _sel22 ***
current_design $top_design
Current design is 'top'.

I am puzzled .Why the display is _sel22 *** ? I expected it to be the subdesign's name.
thanks in advance
 

example of tcl scripting in design compiler

iamczx said:
current_design top
set ALL_DESIGN [get_designs *]
foreach_in_collection a $ALL_DESIGN {
current_design $a
set_fix_multiple_port_nets -buffer_constants -all

echo "** set_fix_multiple_port_nets at design $a ***"

}

and the result is :Current design is 'mux21_15'.
** set_fix_multiple_port_nets at design _sel22 ***
Current design is 'mux21_16'.
** set_fix_multiple_port_nets at design _sel22 ***
Current design is 'mux21_17'.
** set_fix_multiple_port_nets at design _sel22 ***
Current design is 'mux21_18'.
** set_fix_multiple_port_nets at design _sel22 ***
Current design is 'mux21_19'.
** set_fix_multiple_port_nets at design _sel22 ***
Current design is 'mux21_20'.
** set_fix_multiple_port_nets at design _sel22 ***
Current design is 'mux21_21'.
** set_fix_multiple_port_nets at design _sel22 ***
current_design $top_design
Current design is 'top'.

I am puzzled .Why the display is _sel22 *** ? I expected it to be the subdesign's name.
thanks in advance

Hello,

You get that because get_designs command returns a collection. You have to "convert" the result from that command to a list and then you can print it out. Hope this helps!

Good Luck
 

get_designs

dont worry , it is a display by Synopsys TCL compiler . it will allocate number to each design .
Make sure that log contain no errror.
 

foreach all_design

Thanks for your reply.
But ,how to convert the result to a list?
use list command?
Can you give a example?
I try many times ,but can't get correct result.
 

synopsys get_designs list

iamczx said:
Thanks for your reply.
But ,how to convert the result to a list?
use list command?
Can you give a example?
I try many times ,but can't get correct result.

Use the object name for each element from the collection.

For your script try this one:
get_object_name [get_designs $a].

Cheers! ;-)
 

design compiler tcl script

it means no error
 

current_design, design compiler

you alse can use
get_attribute [get_design $a] full_name
 

design compiler tcl version

It seems works :)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top