Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question regarding ripple in a negative feedback system

Status
Not open for further replies.

surianova

Advanced Member level 1
Joined
Sep 1, 2004
Messages
411
Helped
30
Reputation
60
Reaction score
8
Trophy points
1,298
Location
ASIA
Activity points
3,266
refer to the attachment, i have a question to ask regarding ripple in the nagative feedback system.

The result waveform of the current sinking at PMOS is showing some ripples, hence the voltage at the gate to the PMOS is showing some ripples too. But they are antiphase. Will the ripple of the voltage at the gate cause the feedback system not working or will it causes instability? The ripple is about 100mV. If i reduce the capacitor size, the ripple even bigger around 400mV! Is it dangerous?
 

Re: ripple

Since no schematics details are provided, the stability could not be judged. But if this is within feedback system, you have to watch out.
 

Re: ripple

which structure is your AMP, I think the pahse margin is not enough.
 

Re: ripple

It seems to me the system is already oscillating. You have no compensation in the loop. Did you actually do a stability analysis?

One other thing to try is insert some resistance (1kΩ) in series with the gate of the MOSFET. If the oscillations are due to the opamp seeing too high a capacitive load, then this resistor should eliminate them.

But most likely you will need to do a stability analysis and compensate the opamp adequately.
 

Re: ripple

VVV said:
It seems to me the system is already oscillating. You have no compensation in the loop. Did you actually do a stability analysis?

One other thing to try is insert some resistance (1kΩ) in series with the gate of the MOSFET. If the oscillations are due to the opamp seeing too high a capacitive load, then this resistor should eliminate them.

But most likely you will need to do a stability analysis and compensate the opamp adequately.

Actually the phase margin for that loop is 70 degree. From the waveform, it look like the voltage at PMOS gate is more like ripple compare to oscillting.
 

Re: ripple

What is the intended purpose of this circuit?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top