question reg RTL coding

[hawks4peace]

Hello
Can any one tell me what is the difference between Register Transfer Level (RTL) style coding and normal HDL coding. I mean is there any difference at all or is it just a structural coding of logic diagram (combinatorial cloud and register pairs).

Thank you for your help

 

[madhavisai]

In RTL we assume that the code we r writing which is a vector quantity which will transfer betweenfunctional units.

 

[hawks4peace]

Thanks for the reply.
I couldn't understnd the concept properly.
Can you please explain it in more detail or if u know a source or website can you please guide me to it.

regards

 

[ramana459]

When you written the code in verilog or vhdl (called HDL coding) in Xilinx or Altera plotform, after synhesis it will give one netlist file. The main of aim of this netlist is to fix into FPGA or DE2board,


If you synthesis this verilog or vhdl code in RTL Compiler(RC from Cadence, using different library files which was given by foundries) you will get netlist file. This netlist useful for particular foundry only(which library file you used).

 

[ljxpjpjljx]

you should obey the coding style in RTL level, not the gate level!

 

[kevine]

you must use RTL style code if the design needs synthsis and transfer to netlist ;
you can use behavior level style code when your target is function model ,that you will use behavior style conveniently and freely. only your code is compatible for HDL syntax, this style maybe the normal style you said above