ravi123
Junior Member level 1

I want to know what care should be taken while developing a testbench for RTL verification & intended to be used for netlist simulations.?
I am currently avoiding driving on observing signals inside the design...please provide ur tips on this...
I am currently avoiding driving on observing signals inside the design...please provide ur tips on this...