Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question on ideal and non-ideal Voltage Source

Status
Not open for further replies.

freescale_bharat

Junior Member level 1
Joined
Jan 9, 2008
Messages
16
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,283
Activity points
1,382
ideal voltage source

If there is ideal voltage source and load is connected to it, being the ideal voltage source it can source upto infinite current to the load and the voltage level will not drop.

Now coming to non-ideal voltage source or Voltage regulator; if the regulator is designed to source upto 100mA, it will regulate the output voltage till the load demands 100mA.
Let's say if load needs 110mA, regulator will loose its regulation and it will start droping to its earlier voltage.

My question is why does it drop? I am not looking for decoupling cap in the answer.

Thanks
-Bharat
 

non ideal voltage source

Typically an LDO uses a PMOS pass transistor biased with a suitably low gate voltage. If the output current increases, the PMOS transistor needs an even lower gate voltage. At some point - usually more than 10% - the gate voltage cannot decrease any longer and the regulator stops regulating...
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top