Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question on generated clock constraints ?

Status
Not open for further replies.

pavanks

Full Member level 2
Joined
Jan 19, 2009
Messages
134
Helped
30
Reputation
60
Reaction score
28
Trophy points
1,308
Activity points
2,020
Hi,

Do we need to specify uncertainty value on generated clocks inside the design or
Will the tool propagate the constraints and calculate this ?
 

How is the uncertainty defined with the source clock? Is it with -from [get_clock xx] and -to [get_clock xx]?
If yes, then your answer is NO, the generated clock is a different clock and will not be affected. You get where you defined, not on other clocks.
 

How is the uncertainty defined with the source clock? Is it with -from [get_clock xx] and -to [get_clock xx]?
If yes, then your answer is NO, the generated clock is a different clock and will not be affected. You get where you defined, not on other clocks.

You meant here the master clock right?
There is uncertainty defined on the source clock(master clock). Will the tool calculate the uncertainty on the generated clock
through propagation?
 

Why don't you do an experiment ?
I bet there is no such thing like IEEE standard or so on whether the clock uncertainty propagates and it's tool dependent.
The best way is trying out with the tool you are using.
 

You need to specify theuncertainity to the generated clock seperately using the set_clock_uncertainity command, the tool will not pick uncertainity value from its master clock. it can only pick the latency and waveforms from the masterclock
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top