Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

question for ADDER complexity

Status
Not open for further replies.

layowblue

Advanced Member level 4
Joined
Mar 21, 2014
Messages
115
Helped
19
Reputation
38
Reaction score
18
Trophy points
18
Activity points
791
Hi All

I need to add a 21-bit signal to a 32-bit signal, and it won't generate carry bit[33].
Since the clock is really fast, I'm trying to figure out how complex the ADDER logic might be, based on standard library from TSMC. For example, will the critical path have more than 21 NAND-like level of combo cells?

Can some body shed lights on how to calculate or estimate it?

Thanks
 

ThisIsNotSam

Advanced Member level 5
Joined
Apr 6, 2016
Messages
2,046
Helped
359
Reputation
718
Reaction score
366
Trophy points
83
Activity points
10,281
adder complexity doesn't depend solely on the library. it depends on the template that the synthesis tool will adopt. You can make a synthesis script really fast and find out what choice you have.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top