Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question about the sampling cap size of pipelined ADC.

Status
Not open for further replies.

didibabawu

Member level 5
Joined
Dec 21, 2005
Messages
90
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,286
Activity points
1,851
cap size in pipelined adc

When we design the pipelined ADC, We must decide the cap size of the sample and hold circuit. In order to have enough margin, we must make the cap bigger than they just satisfied. Then I want to know how much margin we shoulde use in our design. For example, for a 10bit ADC, when we decide the size of the cap, we should use more than 10bit maybe 11bit or 12bit to calculate the size, then how much the margin I use is appropriate.

3X!
 

naalald

Full Member level 4
Joined
Dec 2, 2006
Messages
216
Helped
30
Reputation
54
Reaction score
5
Trophy points
1,298
Activity points
2,626
Hi,
It depends on your design and is your skill not to spend too much, while satisfying the circuit requirements. After all it's not something definite. It can be designed iteratively.
 

    didibabawu

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top