Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I think there is no such much methods we can choose. if you are interested in this erea, you can check cadence/synopsys/magma web and after that you can find that the methods they provide are almost the same.
You may want to have a look at my web site: http://www.vlsiip.com/low_power.html
You may be able to find here some techniques used
But which and what to select may depend upon what you are designing.
Some of them are however general and may be applicable in majority of cases.
Here are some of the things to look up:
1. Clock gating inserted by synthesis tool
2. Top level clock gating (inserted by designer)
3. RAM segmentation (split up large ram into several small ones, than only power the one you are using)
4. Power gating for leakage savings
5. Voltage scaling
There are many ways through which u can reduce power consumption.
If u want to reduce Dynamic power consumption use multiple voltage islands.
If u want to reduce leakage power use High Vt cells in non critical logic part and low Vt in critical ones.
MTCMOS is another good technique but it adds area overhead and leakage power remains unaltered