Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

question about the low power design strategy

Status
Not open for further replies.

s8319

Junior Member level 2
Joined
Dec 8, 2005
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,483
as there so many low design method in ASIC design, how shoul i choose th most suitable ones, are there any document about the guidlines on the low power design strategy?

thank you !
 

Garbielhijo

Newbie level 5
Joined
Feb 27, 2006
Messages
9
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,390
Search for Clock domains and switching.
It can help you to inderstand some techinics to reduce the power consumption.
 

linuxluo

Full Member level 6
Joined
Jul 26, 2002
Messages
331
Helped
7
Reputation
14
Reaction score
3
Trophy points
1,298
Activity points
2,514
hi,
I think there is no such much methods we can choose. if you are interested in this erea, you can check cadence/synopsys/magma web and after that you can find that the methods they provide are almost the same.
 

avimit

Banned
Joined
Nov 16, 2005
Messages
413
Helped
91
Reputation
182
Reaction score
23
Trophy points
1,298
Location
Fleet, UK
Activity points
0
You may want to have a look at my web site:
http://www.vlsiip.com/low_power.html
You may be able to find here some techniques used
But which and what to select may depend upon what you are designing.
Some of them are however general and may be applicable in majority of cases.
Kr,
Aviral Mittal
 

eternal_nan

Full Member level 3
Joined
Mar 10, 2003
Messages
156
Helped
26
Reputation
52
Reaction score
11
Trophy points
1,298
Location
eternity
Activity points
1,412
Here are some of the things to look up:
1. Clock gating inserted by synthesis tool
2. Top level clock gating (inserted by designer)
3. RAM segmentation (split up large ram into several small ones, than only power the one you are using)
4. Power gating for leakage savings
5. Voltage scaling
 

nav_vlsi

Advanced Member level 4
Joined
Aug 17, 2005
Messages
114
Helped
45
Reputation
90
Reaction score
32
Trophy points
1,308
Location
India
Activity points
2,065
u can also try using multi-Vt cells if your library supports it. that do give an significant improvement
 

spauls

Advanced Member level 2
Joined
Dec 17, 2002
Messages
524
Helped
26
Reputation
52
Reaction score
9
Trophy points
1,298
Activity points
3,354
You can also try MTCMOS techniques.
 

manu_leo

Member level 1
Joined
Dec 1, 2005
Messages
40
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Location
bangalore
Activity points
1,573
Hi,
There are many ways through which u can reduce power consumption.
If u want to reduce Dynamic power consumption use multiple voltage islands.
If u want to reduce leakage power use High Vt cells in non critical logic part and low Vt in critical ones.
MTCMOS is another good technique but it adds area overhead and leakage power remains unaltered
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top