Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

question about OPAMP offset

Status
Not open for further replies.

iexplorer

Member level 3
Joined
Aug 8, 2007
Messages
63
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,646
pipelined adc opamp offset

In p Gray's book ,he said in sc circuit like sc filter,opamp's input offset voltage can be dismissed by charge storaged in cap.,I can't get how does that happen?Does that mean in pipeline ADC offset have liittle effect?
 

Hi
Yes, offset can be very important.
for example gain error can be appeared as offset and has very important effect on total error in pipeline adc.
regards
 

u have two phases , one u sample the offset using unity feedback on the OTA, then in the next phase u put the cap in a way that the input has two components : one the normal offset and the second is the negative of sampled offset saved on the cap. , in this way u remove DC offset and low frequency noise are also filtered

Added after 51 seconds:

BTW this is called CDS
 

dear safwatonline , I get it,but does that mean the offset or common voltage shifting will not be a serious problem?
 

the inputs are charged to a constant voltage with a capacitor connected at both input terminals. now the one of the capacitor would be charged to the input voltage plus the offset voltage and if it used after this charging then offset is considerably reduced....
 

Can to reduce offset in input terminal ?
 

offset is important , so some pipeline adc use calibration tech to decrease the offset of adc .
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top