Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question about mix-simulation problem using Cadence

Status
Not open for further replies.

xiexi

Member level 4
Joined
Jan 14, 2005
Messages
79
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
613
cadence mix simulation

When I use hspiceSVerilog to do mix-signal simulation, after the netlist is generated, the simulation procedure is stopped and icfb saying"+vmslave:No such file or directory".
I don't know why, may be it is the workstation system problem, so pls give me some suggestion and instruction, thanks ahead.
 

Fom

Advanced Member level 2
Joined
Mar 10, 2004
Messages
633
Helped
84
Reputation
168
Reaction score
31
Trophy points
1,308
Location
Taiwan
Activity points
4,456
I think to use hspiceS or hspiceSVerilog you need additional licence that is not included in standard IC5.0 package.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top