Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

question about low power CTS

Status
Not open for further replies.

drizzle

Member level 3
Joined
Jun 7, 2006
Messages
56
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,667
Although primary power consumption reduction can often be realized by method such as clock gating taken by front end designers, we can still reduce it during CTS.

One method to decline the power consumption is to weaken the skew and delay penaltyand then double-spacing clock nets routing,which pehaps occers in deeper nanometer design.

anybody can explain about " double-spacing clock nets routing"?
what it will benefit for?

thanks
 

eternal_nan

Full Member level 3
Joined
Mar 10, 2003
Messages
156
Helped
26
Reputation
52
Reaction score
11
Trophy points
1,298
Location
eternity
Activity points
1,412
Double spacing clock nets will decrease the amount of parasitic capacitance being driven by the clock tree (capacitance to neighboring traces, dominant in smaller geometries is reduced because of the added distance) and P ~ C*F*V^2
 

spauls

Advanced Member level 2
Joined
Dec 17, 2002
Messages
524
Helped
26
Reputation
52
Reaction score
9
Trophy points
1,298
Activity points
3,354
Signal integrity and noise effects will be taken into care while spacing.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top