Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question about layout ??

Status
Not open for further replies.

eng_ahmed_osama

Junior Member level 3
Junior Member level 3
Joined
Feb 4, 2014
Messages
29
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
220
Hey all ,

After we make synthesis to a certain design , and we are going to make layout out

we have verilog file and constraint file what is the mechanism layout tool can understand the

constraint as max fan out , as this tool make also optimization and have its own algorithm


Thanks
 

The next step is the PNR tools ( place and route tools).

Most company outsource this part to China or India.
 

I think I don't make my self clear i am asking how the Sdf file and Verilog being used in place and route
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top