Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question about glitch again

Status
Not open for further replies.

EDA_hg81

Advanced Member level 2
Joined
Nov 25, 2005
Messages
503
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
4,875
When power is on the drain of MOSFET generates a glitch ( 10V around), which is unacceptable and unavoidable .

I plan to use a Schmitt trigger to block this glitch. But I am wondering if the Schmitt trigger can generate another glitch?

Thanks

https://images.elektroda.net/70_1187705859.jpg
 

A.Anand Srinivasan

Advanced Member level 5
Joined
Oct 15, 2005
Messages
1,804
Helped
257
Reputation
514
Reaction score
39
Trophy points
1,328
Location
India
Activity points
10,680
the capacitor doesn't allow sudden change in voltage and hence it would take care of smoothening the glitch but usage of schmitt trigger makes it even better....
 

    EDA_hg81

    Points: 2
    Helpful Answer Positive Rating

Iouri

Advanced Member level 2
Joined
Aug 17, 2005
Messages
682
Helped
87
Reputation
174
Reaction score
8
Trophy points
1,298
Activity points
4,814
OK hold on a second. What exactlly you are trying to do?
 

EDA_hg81

Advanced Member level 2
Joined
Nov 25, 2005
Messages
503
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
4,875
What I want to do is as follow:

The gate of MOSFET is controlled by FPGA at a certain time. Before this certain time I do not want any glitch shows on the drain of MOSFET since this glitch can trigger circuit to operate at wrong timing.

But when power on the whole system, the glitch shows on the drain of MOSFT
which is unavoidable

So I try using Schmitt trigger to block this unavoidable glitch.

The question is if Schmitt trigger can generate another unavoidable glitch when power is on?

Thanks.
 

A.Anand Srinivasan

Advanced Member level 5
Joined
Oct 15, 2005
Messages
1,804
Helped
257
Reputation
514
Reaction score
39
Trophy points
1,328
Location
India
Activity points
10,680
most circuits come with a power on reset(POR) circuit which resets the whole circuit after power on and if your FPGA has such a circuit embedded then there wont be a problem... using a capacitor is a better solution when it comes glitch because it smoothen the glitch due to the time required to charge it....
 

    EDA_hg81

    Points: 2
    Helpful Answer Positive Rating

Iouri

Advanced Member level 2
Joined
Aug 17, 2005
Messages
682
Helped
87
Reputation
174
Reaction score
8
Trophy points
1,298
Activity points
4,814
and what is output of the MOSFET or Schmidt trigger suppose to drive?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top