Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question about gated clock of non-scan FF's

Status
Not open for further replies.

n1uritl

Newbie level 1
Joined
Mar 26, 2016
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
7
Gated clocks are instead by Power compiler to replace "EN" input of FF's by gating their clock.
During Scan insertion stage, scan_shift signal is connected to "TE" port of the gate clocks, to allow toggling clock of the scan FF's during shift mode.
My question is how to avoid scan_shift connection to "TE" port of gated clock, when the FF's are non-scanable.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top