Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question about gate netlist simulation ?

Status
Not open for further replies.

atuo

Member level 3
Joined
Feb 19, 2004
Messages
59
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
493
When I simulation netlist using sdf , I want to know if some cell in netlist can't be annotated.
How I ensure the sdf has been annotated to all cell and net in the netlist ?
If some cell or net have not been annotated ,how to get delay information about them?

Thanks.

regards,

atuo
 

maxsnail

Member level 5
Joined
Sep 29, 2004
Messages
85
Helped
6
Reputation
28
Reaction score
1
Trophy points
1,288
Activity points
584
use STA tools,like primetime from synopsys to check timing check coverage,
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top