Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am design an amplifier. The last stage is differential to single-ended full swing converter. The duty cycle is not correct. Do you know what is the reason? Bandwidth limit normally is the reason. Thanks.