Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question about delta-sigma modulator's clock in frac-N PLL

Status
Not open for further replies.

siboy

Member level 3
Joined
Apr 23, 2006
Messages
63
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
1,717
frac modulator

In frac-N PLL frequency synthisizer, which signal should be the clock of the delta-sigma modulator, the Ref signal or the divided VCO signal? And why?
Thank you!
 

andriclt

Newbie level 3
Joined
Feb 4, 2012
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,306
noticed an old thread unanswered while posting my own.
I have seen PLLs using ref clock and feedback clock and both work equally well. Nothing wrong implementing it on way or the other since at steady state, reference clock & feedback clock have the same frequency. If you plan to use the feedback signal to clock the DSM, remember that the initial transient frequency of the divided clock will be away from target reference frequency. So be sure to synthesize the module and the ndivider interface for the range of frequency the feedback clock can assume. Also be wary of any startup issues using feedback clock - especially if your VCO is running at a very high frequency and your divider fails to respond at such high frequencies. With no feedback clock, the PFD will assume that the feedback clock is trailing the reference clock pushing the VCO to higher frequencies, causing instability. This will break the loop between DSM and feedback divider cauing you trouble.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top