Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

question about co-simulation between SPW and NC_Verilog.

Status
Not open for further replies.

wilfwolf

Newbie level 6
Joined
Mar 15, 2004
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
177
I imported Verilog RTL code into spw,and one symbol is generated.
then i set up a system,which this symbol is included. i specified
the "cds.lib" directory in simulation manager and choose "SPW-NC" as
the engine. it works as expected. But if i have two symbol which are
generated from verilog RTL code,so there are two "cds.lib" files in
diffrent directory,how can i specify the directory in simulation
manager? please help me!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top