Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question about clock reconvergence pessimism

promach

Advanced Member level 4
Joined
Feb 22, 2016
Messages
1,194
Helped
2
Reputation
4
Reaction score
4
Trophy points
38
Activity points
10,311
Could anyone explain how is the pessimism being removed ?

and the calculation in https://www.physicaldesign4u.com/2020/07/ocv-on-chip-variation-and-crpr-clock.html confused me

5ju1tAz.png
 

promach

Advanced Member level 4
Joined
Feb 22, 2016
Messages
1,194
Helped
2
Reputation
4
Reaction score
4
Trophy points
38
Activity points
10,311
should it be Setup slack = (arrival time) min - (required time) max instead ?

unknown.png

--- Updated ---

Besides, why the static CRP is equal to 2 (5 minus 3) ?

1638241824613.png
 
Last edited:

ThisIsNotSam

Advanced Member level 5
Joined
Apr 6, 2016
Messages
2,207
Helped
383
Reputation
766
Reaction score
396
Trophy points
83
Activity points
11,331
here is all you need to know about CRPR: if a cell is present on the clock launch path and also on the clock arrival path, it should not be considered to be slow and fast at the same time. this has no meaning, the cell is a single cell and process variation will make it either faster or slower, but never both. CRPR is the calculation you do to remove this absurd scenario from the clock pessimism.
 

promach

Advanced Member level 4
Joined
Feb 22, 2016
Messages
1,194
Helped
2
Reputation
4
Reaction score
4
Trophy points
38
Activity points
10,311
I have understood how CRPP mechanism works for the same-type transition, but I am still not sure about One rising, one falling scenario

1638268821343.png

--- Updated ---

I am also still studying about clock-to-data pessimism

1638269939674.png
 
Last edited:

promach

Advanced Member level 4
Joined
Feb 22, 2016
Messages
1,194
Helped
2
Reputation
4
Reaction score
4
Trophy points
38
Activity points
10,311
Besides, why The early source latency affects only the minimum values of the arrival window ?

z1FXaIU.png
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top