Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question about CD4051

Status
Not open for further replies.

AinaLaw

Newbie level 6
Joined
Feb 4, 2006
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,397
Hi

I want to know what happen to "not selected" output pin of
CD4051 ? Does it go 3 states ?

If I connect this "not selected" output pin to CMOS INV gate,
what do I get ? 0 or 1.

Thank you

Aina Law
 

A "non-selected" output pin has a high impedance with a typical 100pA residual current (it goes to 3 states )
If this output is tied to an input of CMOS gate, because the input level is not defined you can't count on a 0 or 1 on INV gate output.
You must fit pull-up or pull-down resistor at INV input gate to be sure of 0 or 1 at his output.
This additional resistor will load a little the circuit fitted at pin 3 (common IN/OUT) when the appropiate channel is selected.
 

Thank you for your help.

But can you please give me the formula to calculate the resistor value
for pull up and pull down (if the cmos has +5V).

Thank you.

Aina Law
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top