Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question about basic CMOS inverter

Status
Not open for further replies.

asicengineer1

Member level 2
Joined
Jan 16, 2007
Messages
47
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,288
Activity points
1,595
Hi all,
i've a question on basic CMOS inverter. if we swap the nmos and pmos in the inverter and connect VDD directly to nmos and VSS to pmos, will it still function as an inverter ? i read somewhere that it ll still function, but, will produce, weak 1 and weak 0. could someone confirm this ?
 

Re: CMOS inverter

Hi,
It won't work as invertor instead works like a week buffer
 

Re: CMOS inverter

when p and n are interchanged?

1.P -strong '1', weak '0' reason -not complete discharge of output capacitance load thereby weak '0'.(derived from vdd equations)
n - stron '0' , weak '1' reason - not complete charging of output capacitance load thereby weak '1'.

so when the positions are interchanged :
1.static loss increased : the inverter does not give a '0' output even if input is not driven,bcoz of conducting path between vdd and ground rails.Hence static losses even if 'off' condition.

2.noise margin decreases.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top