Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Question about basic CMOS inverter

Status
Not open for further replies.

asicengineer1

Member level 2
Joined
Jan 16, 2007
Messages
47
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,288
Activity points
1,588
Hi all,
i've a question on basic CMOS inverter. if we swap the nmos and pmos in the inverter and connect VDD directly to nmos and VSS to pmos, will it still function as an inverter ? i read somewhere that it ll still function, but, will produce, weak 1 and weak 0. could someone confirm this ?
 

satyakumar

Full Member level 3
Joined
May 18, 2006
Messages
186
Helped
20
Reputation
40
Reaction score
11
Trophy points
1,298
Location
Bangalore
Activity points
2,411
Re: CMOS inverter

Hi,
It won't work as invertor instead works like a week buffer
 

amitgvlsijune06

Junior Member level 2
Joined
Mar 23, 2007
Messages
20
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,409
Re: CMOS inverter

when p and n are interchanged?

1.P -strong '1', weak '0' reason -not complete discharge of output capacitance load thereby weak '0'.(derived from vdd equations)
n - stron '0' , weak '1' reason - not complete charging of output capacitance load thereby weak '1'.

so when the positions are interchanged :
1.static loss increased : the inverter does not give a '0' output even if input is not driven,bcoz of conducting path between vdd and ground rails.Hence static losses even if 'off' condition.

2.noise margin decreases.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top