pusparaga
Full Member level 4
- Joined
- Oct 19, 2013
- Messages
- 197
- Helped
- 4
- Reputation
- 8
- Reaction score
- 4
- Trophy points
- 1,298
- Activity points
- 2,989
Dear Sir,
I have designed LNA using ATF54143 transistor, have set biasing values Vds= 3V , Vgs= 568mV, and Ids= 53.9mA for the nonlinear device model of ATF54143 transistor and simulated using ADS2011.10.
I have generated the layout and PCB fabricated for LNA, when I measured the fabricated PCB biasing Vgs, Ids, and Vds. Vds = 3v is only coming correctly. Remaining Vgs is showing negative voltage of -500mV, and drain current of Ids = 1mA.
When I designed and simulated LNA using nonlinear ATF54143 transistor, it was showing positive gate bias of 568mV and Drain current of 53.9mA. But When I have given 3volts to designed and fabricated LNA, it was showing - 500mV and 1mA drain current.Due to this -500mV at the gate , LNA is showing same output what ever the input it has, it is not showing amplifying signal. Some LNA is showing negative gain, when -500mV appeared at the gate.
What is the reason behind this negative voltage and 1mA current at gate and drain. Even though it was showing positive voltage of 568mV and 53.9mA at gate and drain, when I simulated using ADS2011.10.
I have designed LNA using ATF54143 transistor, have set biasing values Vds= 3V , Vgs= 568mV, and Ids= 53.9mA for the nonlinear device model of ATF54143 transistor and simulated using ADS2011.10.
I have generated the layout and PCB fabricated for LNA, when I measured the fabricated PCB biasing Vgs, Ids, and Vds. Vds = 3v is only coming correctly. Remaining Vgs is showing negative voltage of -500mV, and drain current of Ids = 1mA.
When I designed and simulated LNA using nonlinear ATF54143 transistor, it was showing positive gate bias of 568mV and Drain current of 53.9mA. But When I have given 3volts to designed and fabricated LNA, it was showing - 500mV and 1mA drain current.Due to this -500mV at the gate , LNA is showing same output what ever the input it has, it is not showing amplifying signal. Some LNA is showing negative gain, when -500mV appeared at the gate.
What is the reason behind this negative voltage and 1mA current at gate and drain. Even though it was showing positive voltage of 568mV and 53.9mA at gate and drain, when I simulated using ADS2011.10.