Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

"quantization step size" in fraction-N PLL

Status
Not open for further replies.

noiseless

Full Member level 3
Joined
May 24, 2005
Messages
172
Helped
15
Reputation
30
Reaction score
6
Trophy points
1,298
Activity points
2,495
In Perrott paper, "One can accommodate different quantization step size through appropriate specification of the NTF of ΣΔ". Usually, the step size is assumed to be one VCO period. Anyone can explain it why? or how to determine the step size?
 

**broken link removed**
 

    noiseless

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top