Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Pullup/pulldown resistor confusion

Status
Not open for further replies.

nicky.r

Junior Member level 1
Joined
Jan 12, 2011
Messages
18
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,408
Hello,

I have a 3.3v LVTTL tristate output which has a 4.7k pullup resistor to 3.3v. This line is connected to a 3.3vLVTTL input which has a pull down resistor of 1k.Will this output be able to drive a low level and a high level to the input correctly? i.e. will the input recognise a low output as a low level and a high output as a high level?

Thank you
 

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
48,299
Helped
14,233
Reputation
28,727
Reaction score
12,925
Trophy points
1,393
Location
Bochum, Germany
Activity points
279,668
I have a 3.3v LVTTL tristate output which has a 4.7k pullup resistor to 3.3v. This line is connected to a 3.3vLVTTL input which has a pull down resistor of 1k.
Why? You shouldn't do that.
Will this output be able to drive a low level and a high level to the input correctly? i.e. will the input recognise a low output as a low level and a high output as a high level?
Depends on the logic family and respective drive strength. Low state will be easy, high should work in most cases.
 

alexan_e

Administrator
Joined
Mar 16, 2008
Messages
11,895
Helped
2,021
Reputation
4,158
Reaction score
2,031
Trophy points
1,393
Location
Greece
Activity points
64,377
The 4.7K pullup is used only when the output is in tristate.
When the output has a forced value then the pullup doesn't matter, the output voltage is provided with the internal output circuit (mosfet or transistor) which can drive loads as specified in the datasheet (1K shouldn't be a problem).
When the tristate is enabled then you will probably have about 3v3 * 1k/(4k7+1k) = 0.58v because the output pull up and input pull down form a voltage divider, this should be detected as low in the input since it it below 0.8v

Alex
 

nicky.r

Junior Member level 1
Joined
Jan 12, 2011
Messages
18
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,408
Thank you for your reply.I was working with a chip that has one pull-up output pin and a pull down input pin and these to pins were to be connected to test a particular application.

---------- Post added at 09:47 ---------- Previous post was at 09:35 ----------

Thanks for your reply.Could you please tell me whether if i have a 10k pull-down 3.3v lvttl pin and I give a high(3.3v) to this pin,will it be recognised as a high.I am not sure of the input impedance of the pin.I am having some difficulty finding the LVTTL characteristics.I have JESDBC-01 doc.
 

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
48,299
Helped
14,233
Reputation
28,727
Reaction score
12,925
Trophy points
1,393
Location
Bochum, Germany
Activity points
279,668
As mentioned before, modern logic families have additional drive strength specifications. LVTTL is specifying the voltage levels. Having an internal 10k pull-down suggests CMOS logic, so no additional input currents will be present. Any LVTTL output, even with lowest drive strength, is able to drive a 10 K resistor.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top