Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

MIXED SIGANL LAYOUT DESIGN

MIXED SIGANL LAYOUT DESIGN

Quick Overview

Category
Uncategorized
Language
Total members
116
Total events
0
Total discussions
5
Total views
569
Total albums
0

psub multstamp error

Status
Not open for further replies.

pratibha patil

Newbie level 1
Joined
Mar 4, 2009
Messages
0
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,280
Activity points
1,280
hello, i am encountering a psub multstamp error while doing DRC for inverter design, even with ntap. can anyone help me...
 

crazysarik_eda

Newbie level 1
Joined
Nov 23, 2011
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Banglore
Activity points
1,285
I think you have not connected any ntap to powert supply ..try it it might help!!!!
 

putturvenkatesh

Newbie level 4
Joined
Oct 3, 2010
Messages
7
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Location
Hubli
Activity points
1,317
Check if you have connected all ptap together to ground.

If there are different grounds, or some ptaps connected locally to source, you need to using burried layer.

If there are different groups that will be connected together in top level, there will be a CAD layer (e.g. PSUB2) which will indicate LVS tool to detect that part as a separate substrate.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search


Welcome to EDABoard.com

Sponsor

Sponsor

Design Fast


×
Top