Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PSR of LDO based on pass element type

Status
Not open for further replies.

deep_sea

Advanced Member level 4
Joined
Oct 23, 2019
Messages
100
Helped
14
Reputation
28
Reaction score
17
Trophy points
18
Activity points
851
I have a general question regarding the PSR of the LDO. What type of pass element (NMOS or PMOS) gives better PSR if all the other circuit elements are the same?
 

Look for impedances for both cases
We could say we have a high impedance between output and ground in PMOS pass element case which couples a large portion of supply noise in contrast to common drain which has a low output impedance in NMOS pass element case?
 

The problem with the PMOS (and PNP) pass element
is that its Miller capacitance tends to magnify supply
perturbations with close-in high (and variable) gain,
and the error amplifier has to defeat this (but cannot,
at higher frequencies, if it is designed with limited
power and slew rate).

Especially where lazy designers have chosen to make
the PMOS pass device "forward pole" the main
compensation capacitor, neglecting that it also adds
a "supply zero".
 

    deep_sea

    Points: 2
    Helpful Answer Positive Rating
The problem with the PMOS (and PNP) pass element
is that its Miller capacitance tends to magnify supply
perturbations with close-in high (and variable) gain,
and the error amplifier has to defeat this (but cannot,
at higher frequencies, if it is designed with limited
power and slew rate).

Especially where lazy designers have chosen to make
the PMOS pass device "forward pole" the main
compensation capacitor, neglecting that it also adds
a "supply zero".
Could you please elaborate why it has a supply zero? which RC case this zero?
What is meant by forward pole?
 

The PMOS pass FET when driven by the gate, will
feed back an amplified negative image via Cdg.
That's your "forward pole". Capacitive negative
feedback.

The same FET driven by the source (as in power
supply, and its rejection) has a positive gain to VOUT.
When VIN rises and VOUT is static(-ish) then |Vds|
increases (Vds negative-going). Vgs will be moved
to follow Vds, by Cdg. So the FET will turn on more.

You have to look at things "upside down" compared
to how most people think of the parasitics and
drive / action based on a NMOS paradigm.
 

    deep_sea

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top