Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Pspice simulation non-converging

Status
Not open for further replies.
S

sabu31

Advanced Member level 1
Joined
Jan 28, 2011
Messages
443
Helped
12
Reputation
24
Reaction score
13
Trophy points
1,298
Activity points
5,121
Hi

I was using 7805 regulator in pspice simulation. I noticed that there are convergence issues if the o/p bypass capacitor(100uf) is greater than the input bypass capacitor(10uf).Why is it so..?
 

can you please share your schematic or netlist?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top