Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Pseudo two phase non overlapping clock generator...help

Status
Not open for further replies.

hawks4peace

Junior Member level 1
Joined
Apr 6, 2006
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,384
hi frens...

can anyone plz tell me how to construct a pseudo two phase non overlapping clock generator using cmos transmission gates or using 2 input nor gates...
 

First generate single phase clock and then try to use idea from the attached picture ..

Regards,
IanP
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top