Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
As you mentioned specifically Proteus VSM creation, I given for expected that you have it and have sdk help file.
In that case maybe you have not realised yet about the route. It has occourred to me also.
Why you don't go to https://undongle.misto.cz/ and download the sample n. 7, Simple Counter model with sources. It will give you a basic idea, still effective, on steps you require to write on a pure digital dll based VSM model. You'll see that six main steps are required to write successfully such of models.
Authorization & construction of model class
Destruction of model class
Offering digital inteface (isdigital)
Model class Setup
Model class Simulate event
Model class callback (not used in this sample)
Further when you have achieved a good grasp on digitals you can start on mixed models. Mixed class are the inheritation of Digilal and Spice (analogue) classes, IDSIMMODEL and ISPICEMODEL.
For pure analogue model creation a very good knowledge about Node Analysis using KCL method and Modified NA (addition of current branch) is required.
unable to dwonload the sample from the link can u post it on the forum for me please , i am also a leagal user for the ProteusVSM but still i am unable to the find the model creation documnet on the principal site