Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Problems with startup of FPGA-Help!

Status
Not open for further replies.

kermit_the_frog

Newbie level 1
Joined
Nov 16, 2011
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,290
Hello,

I have a question that maybe someone can answer me:

Does anyone have experienced a bit inversion in a serial line, always in a fixed position of the message, due to a bad startup of the FPGA? We have a hardcode in the FPGA (the address of the unit, that is hardcoded in the FPGA pins) and we make two things with it:

1) Calculate a checksum of the serial message, that contains, between other things, the serialised hardcode: this is done correctly
2) Transmit a message containing several parameters, including the address: there is one bit inversion in a fixed position of the address, but the transmitted checksum is correct

The effect only happens for a certain harness length of the unit. We wondered of it was due to a bad startup combined to a high degree of sensitivity

Thanks in advance!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top