Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Problem with no reset in sections of RTL

Status
Not open for further replies.

asicengineer1

Member level 2
Joined
Jan 16, 2007
Messages
47
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,288
Activity points
1,592
Hi all,
I'm facing a problem w.r.t reset in my design, or rather, the lack of it. some sections of RTL, which are synchronous sequential blocks, don't have any reset at all and solidify reports these as errors.

Although this doesn't affect my design in anyway, since the regression passes with all possible combinations with the reset, they are still errors. I don't know the correct RTL methodology or by adding some constraints in the tool, with which i can overcome these errors.

Can somebody help me out with this problem?

Thanks !!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top