Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Problem with MSB LSB on SRAM

Status
Not open for further replies.

Stavros84

Junior Member level 2
Joined
Dec 7, 2010
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,291
Activity points
1,439
Hello
I want to use the SRAM IDT7130SA (1K X 8 DUAL-PORT STATIC SRAM) but i can't find out which one is the LSB and which one is the MSB to the Address and to Input/Output.
I want to use the left side of the SRAM. I read the manual but i don't understand.

I believe that it should be like this:
A0L->LSB
.
.
A9L->MSB
and
I/O 0L->LSB
.
.
I/O 7L->MSB


I think this is wrong.
Does anyone know which are the right?

View attachment IDT7130SA-LA new.pdf
 

The general rule of thumb is that the higher numbered address bit is the MSB. The data can be any way you like it, since you control its format.

r.b.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top