Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Problem with doing place and route using SOC Encounter

Status
Not open for further replies.

sachinmaheshwari

Member level 4
Joined
Aug 7, 2007
Messages
69
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,743
i want to go till GDSII
i have my code simulated using ncverilog
and i have also synthesized it using RC compiler
so after compiling i have .sdc and .v file
now i have to do place n route using SOC ENCOUNTER
i have the manual and all the reading material but still facing some problem
the libraries i have used is
UMC
both for iopads and standard cell
25C and 1.8V(temperature and voltage)
so, in SOC Encounter i impoterd the design but i am getting the iopins(the core area) but not the iopads (area outside the core area)
so what is the problem?
 

snr_vlsi

Member level 1
Joined
Jan 21, 2008
Messages
34
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
1,564
Re: SOC Encounter

Hi,

First of all tell me whether ur design is a full chip or block.

Have you loaded the .io assignment file which contains the info. about pads like orientation, offset, and other info. Have you loaded the libraries correctly and in correct sequence.

check this first

thx

snr_vlsi
 

sachin maheshwari

Newbie level 4
Joined
May 22, 2007
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,321
Re: SOC Encounter

i have implemented a synchronous up-down counter with load, reset and mode pins.
so i want to see its GDSII format,but i got stuck at encounter(cadence)
so before importing the design to SOC Encounter i have synthesized and generated .sdc and .v files only.

u was saying about .io file so its is generated before placement and floorplanning
while doing synthesis.
reply
 

arunragavan

Advanced Member level 1
Joined
Jul 1, 2004
Messages
417
Helped
30
Reputation
60
Reaction score
9
Trophy points
1,298
Location
India
Activity points
5,030
Re: SOC Encounter

Do you stiched your IO pads to your netlist..Do u have the pad instances in the netlsit?

Thanks
 

vlsitechnology

Full Member level 5
Joined
Nov 1, 2007
Messages
263
Helped
21
Reputation
42
Reaction score
14
Trophy points
1,298
Activity points
2,837
SOC Encounter

If the design is a block level then io assignment file contains the io pin information....It doesn't mean that io assignment file should contain only io pads information like orientation, offset and pad location information............

I request u to plz check ur files which ur importing

Hope it is clear to u

Bye take care
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top