Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Problem with connecting Virtex-E FPGA to JTAG

Status
Not open for further replies.

EDA_hg81

Advanced Member level 2
Joined
Nov 25, 2005
Messages
503
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
4,875
I am debugging a virtex-E FPGA, its original configuration setting of M0, M1 and M2 are 011 ( SelectMap).
I have changed the setting of M0, M1 and M2 to 101 for JATG configuration.
I can connect the FPGA with JTAG, but program didn’t work.
What is the problem?
The same program is used for SelectMap configuration and JATG configuration.
Thanks.
 

echo47

Advanced Member level 5
Joined
Apr 7, 2002
Messages
3,942
Helped
638
Reputation
1,274
Reaction score
89
Trophy points
1,328
Location
USA
Activity points
33,176
JATG does not work

Which program didn't work? iMPACT? Did it give you any error messages?

Or are you saying that SelectMap works but JTAG doesn't? What are the symptoms? Error messages from iMPACT? FPGA behaves strangely?

By the way, the bitstream that we download into an FPGA is called a "configuration" or sometimes a "design". We don't call it a "program".
The acronym is spelled JTAG. It means "Joint Test Action Group".
 

    EDA_hg81

    Points: 2
    Helpful Answer Positive Rating

EDA_hg81

Advanced Member level 2
Joined
Nov 25, 2005
Messages
503
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
4,875
Re: JTAG does not work

both Selectmap and JTAG download are successful.
In my testing, the Input Clock was rerouted out for testing.
But the output should reflect input clock is not toggled.
I think there are two reasons for this:
1. Component instantiation is wrong.
2. Something is wrong with configuration mode setting.
I am sure the Component instantiation is right.
So I think there something else is wrong.
Thanks.

Added after 1 hours 20 minutes:

Just found out all the pin locations are messed up.

I am using ISE foundation 9.2I.

How this can happen?

such as my GCLK should be at B8, but the result is R8.

what is wrong?
 

echo47

Advanced Member level 5
Joined
Apr 7, 2002
Messages
3,942
Helped
638
Reputation
1,274
Reaction score
89
Trophy points
1,328
Location
USA
Activity points
33,176
JTAG does not work

ISE provides several methods for you to specify desired pin locations. Which method are you using?

Be sure you have selected the correct FPGA type and package type in your ISE project.

Maybe a simple syntax error occurred when you specified "B8", so ISE used a default pin instead.
Try searching for warning messages that mention "B8" or "R8". You may need to search through ISE's log files.
 

    EDA_hg81

    Points: 2
    Helpful Answer Positive Rating

EDA_hg81

Advanced Member level 2
Joined
Nov 25, 2005
Messages
503
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
4,875
Re: JTAG does not work

ISE don't generate any warning messages .

I check the foorprint on FGPA surface. I think I am using the right Package.

For assigning Pins I am using Xilinx Pace.

I also check pins assignment at Assign package Pins Post_Translate.

until above steps, the pins assignment are all right.

But the pin assignment is wrong at Map.

I am trying using manually Place and Route ( FPGA editor) to fix it.

Do you have any suggestions about using manually Place and Route ( FPGA editor)? Since I never use manually Place and Route ( FPGA editor).

Hope I am lucky enough.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top